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Abstract
A Study on Ultra-Low Power and High Sensitivity CMOS RF Receiver
for Wireless Sensor Networks
HOANG MINH THIEN
Doctoral Program in Electronic Engineering
University of Electro-Communications
Wireless sensor networks (WSN) have been applied in wide range of applications
and proved the more and more important contribution in the modern life. In order
to evaluate a WSN, many metrics are considered such as cost, latency, power or
quality of service. However, since the sensor nodes are usually deployed in large
physical areas and inaccessible locations, the battery change becomes impossible. In
this scenario, the power consumption is the most important metric. In a sensor node,
the RF receiver is one of the communication devices, which consume a vast majority
of power. Therefore, this thesis studies ultra low power RF receivers for the long
lifetime of the sensor nodes.
Currently, the WSNs use various frequency bands. However, for low power target,
the sub-GHz frequency bands are preferred. In this study, ultra-low power 315 MHz
and 920 MHz receivers will be proposed for short-range applications and long-range
applications of the WSNs respectively.
To achieve ultra-low power target, the thesis considers some issues in architecture,
circuit design and fabrication technology for suitable choices. After considering dier-
ent receiver architectures, the RF detection receiver with the On-O-Keying (OOK)
modulation is chosen. Then the thesis proposes solutions to reduce power consump-
tion and concurrently guarantee high sensitivity for the receivers so that they can
communicate at adequate distances for both short and long-range applications.
First, a 920 MHz OOK receiver is designed for the long-range WSN applications.
Typically, the RF ampliers and local oscillators consume the most of power of RF
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receivers. In the RF detection receivers, the local oscillators are eliminated, however,
the power consumption of the RF ampliers is still dominant. By reducing the RF
gain or removing the RF amplier, the power consumption of the receivers can be
reduced drastically. However, in this case the sensitivity is very limited. In order to
overcome the trade-o between power consumption and sensitivity, the switched bias
is applied to the RF ampliers to reduce their power consumption substantially while
guaranteeing high RF gain before RF detection. As a result, the receiver consumes
only 53 W at 0.6 V supply with -82 dBm sensitivity at 10 kbps data rate.
Next, an OOK receiver operating at 315 MHz for the short-range WSN applica-
tions with low complexity is proposed. In this receiver, the RF amplier is controlled
to operate intermittently for power reduction. Furthermore, taking advantage of the
low carrier frequency, a comparator is used to convert the RF signal to a rail-to-rail
stream and then data is demodulated in the digital domain. Therefore, no envelope
detector or baseband amplier is required. The architecture of the receiver is veried
by using discrete RF modules and FPGAs before it is designed on CMOS technology.
By simulation with the physical layout, the 315 MHz OOK receiver consumes 27.6
W at 200 kbps and achieves -76.4 dBm sensitivity.
Finally, the Synchronized-OOK (S-OOK) modulation scheme is proposed and then
an S-OOK receiver operating in the 315 MHz frequency is developed to reduce power
consumption more deeply. The S-OOK signal contains not only data but also clock
information. By generating a narrow window, the RF front-end is enabled to receive
signal only in a short period, therefore, power consumption of the receiver is reduced
further. In addition, thank to the clock information contained in the input signal, the
data and corresponding clock are demodulated simultaneously without a clock and
data recovery circuit. The architecture of the S-OOK receiver is also veried by using
discrete RF modules and FPGAs, then VLSI design is carried out. Physical layout
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simulation shows that the receiver can achieve -76.4 dBm sensitivity, consumes 8.39
W, 4.49 W, 1.36 W at 100 kbps, 50 kbps and 10 kbps respectively.
In conclusion, with the objective is to look for solutions to minimize power con-
sumption of receivers for extending the lifetime of sensor nodes while guaranteeing
high sensitivity, this study proposed novel receiver architectures, which help reduce
power consumption signicantly. If using the coin battery CR2032 for power supply,
the 920 MHz OOK receiver can work continuously in 1.45 years with communication
distance of 259 meters; the 315 MHz OOK receivers can work continuously in 2.8
years with approximately 19 meters communication distance in free space. Whereas,
the 315 MHz S-OOK receiver with the minimum power consumption of 1.36 W is
suitable for batteryless sensor nodes.
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Chapter 1
Introduction
1.1 Motivation
1.1.1 Wireless Sensor Networks and Applications
Sensor networks are composed of groups of sensors, which collect data, process and
transmit to users. The sensor networks have been researched and developed for a
long time. The radar network used in air surveillance is one of the examples of the
early sensor networks, in which each radar station is a sensor node. However, since
sensor nodes at the beginning are large and high cost, the applications of the sensor
networks are limited in some areas such as military or national power grid. Until
recently, together with the development of sensing, wireless communication and com-
puting technologies, wireless sensor networks (WSN) have become more popular. The
appearance of low cost, small size sensors and advances of the communication tech-
nology allows us to develop the WSNs with large number of sensor nodes, bringing
the WSNs into the life widely. Nowadays, the WSNs are deployed in the large range
of applications and recognized as one of the most important technologies in the 21st
century [1]. The WSNs can be used in Security, Field Area Networks (such as envi-
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ronment monitoring, habitat monitoring, agriculture), Body Area Networks (BAN),
In-Vehicle Networks, Home Automation, Industrial Monitoring and so on.
Security is one of the main applications of the WSNs. In order to protect critical
infrastructure such as government buildings, public transportation, power supplies,
banks, the WSNs are deployed to identify and prevent risks as soon as possible.
Thieves or terrorist attacks, as well as failure caused by natural disasters, will be
early detected and prevented, guaranteeing those facilities to be safe every time [2].
For the environment and habitat monitoring, the WSNs are deployed to monitor
many parameters such as temperature or humidity. The collected data allows users
to analyze accurately the changes of the environment or predict climate trends. The
environment monitoring can be carried out to prevent forest res, collect data of
ecology systems or evaluate chemical pollution in an area.
In agriculture, the WSNs collect data related to temperature, light levels or soil
moisture across a eld for analysis. The analysis results help cultivate or harvest more
precisely. The development of the WSNs also benets aquaculture. Water quality
parameters such as dissolved oxygen or pH are measured and a control mechanism is
used to balance those parameters, keeping the water condition to be most appropriate
for the growth of aquatic products.
Another crucial application of the WSNs is Home Automation. The WSNs make
human's life more comfortable, help take care old people more convenient. The sensor
nodes are deployed in the buildings at suitable locations to monitor temperature, hu-
midity, light and then control air-conditioning, lighting and ventilating properly. The
WSNs gather information on user behavior and his interaction with home appliances,
automatically control home appliances according to users' habits. They help reduce
energy consumption within the buildings and improve users' life quality.
The previous is some typical applications of the WSNs. Besides, the WSNs can be
applied in many other areas such as healthcare, smart meter, telemetry. They have
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brought considerable advances in many elds and played more and more important
roles in the social life of human being.
1.1.2 Sensor Node Architecture
Figure 1.1 describes the architecture of a typical sensor node, including processing
unit, RF transceiver, sensors=actuators and power supply [3, 4].
Memory
RF Transceiver Processor Sensors
Power Supply
ADCs ActuatorsDACs
Figure 1.1: Architecture of a typical sensor node
The center of the wireless sensor node is the processing unit, which can be a
microcontroller, FPGA or ASIC. It collects data from sensors, processes it and decides
necessary operations of the actuators or the communication devices for sending to
other nodes. The processing unit is usually connected to the sensors via Analog to
Digital Converters (ADCs). The sensor senses necessary parameters depending on
applications and converts those parameters to electrical signals (voltage or current),
which are received by the processing unit through ADCs. The actuators are used to
implement commands from the processing unit for completing a particular operation
depending on the purpose of designing the WSN. For the actual communication, each
sensor node needs a transmitter and a receiver to form wireless connections between
nodes. The transmitter and receiver are usually combined in a single module called
the transceiver. It receives digital data then converts to radio waves to transmit to
other nodes or vice-versa. The power unit provides the electrical power needed by
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the other units in the system. Since the power unit usually consists of batteries with
a limited amount of energy available, therefore limiting the lifetime of the node.
1.1.3 Power Consumption of Sensor Node
In traditional sensor networks, the node energy supply is unlimited, the energy con-
sumption is not the main problem for their applications. In WSN applications, a
sensor node is equipped with a limited power source due to its hardware constraints.
Furthermore, for most applications, the sensor nodes are deployed with a large num-
ber, in large areas or the inaccessible locations, replacement of power resources is
impossible. In this scenario, the energy consumption becomes the core issue in WSN
designs. For short-range applications such as wearable and implantable WSNs, the
number is nodes is not so large. However, the volume and weight of the nodes are
limited rigorously. The sensor nodes might be implanted in the human body. Hence,
the battery replacement or recharging is very dicult. In this case, reducing power
consumption is an essential requirement for longer battery lifetime or allowing to
apply remote charging techniques.
A survey presented in [3] showed the relationship between computation and RF
communication energy based on some typical sensor nodes (Table 1.1). It is clear that
the energy required for RF communication is usually much larger than the energy for
computation.
Table 1.1: Relationship between computation and RF communication energy in some
typical sensor nodes
Node RF Energy = Comptation Energy
Rockwell WINS 1500 to 2700
MEDUSA II 220 to 2900
WINS NG 2.0 1400
RFM TR1000 190
4
The work in [5] evaluated the inuence of processor, transceiver and sensor to the
overall energy consumption of a sensor node. Their experiment adopted MSP430f149
microprocessor, CC2420 communication module and DS18B20 temperature sensor.
This experiment deploys 20 nodes with random distribution. The system tasks in-
clude sending data packets and maintaining routing protocol. The simulation time
length is set to 300 s. The range of wireless communication is 200 meters. The en-
ergy consumption analysis is based on a node selected randomly. The result shows
that the energy consumed by the RF transceiver is more than 77.5% of total energy
consumption (Figure 1.2).



Sensor
CPU
RF Transceiver
Figure 1.2: Energy consumption of a sensor node
We can see that in existing sensor nodes, the energy consumed by radio commu-
nication occupies a majority of node energy consumption. In order to extend the
lifetime of the WSNs, reducing the power consumption of the RF transceivers is one
of the most important issue.
An RF transceiver includes a transmitter and a receiver. The relationship be-
tween the power consumption of the transmitter and the receiver is dependent on
the hardware platform. Intuitively, the active power of transmitters is usually higher
than the active power of receivers [6, 7]. However, the transmission is a proactive
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operation. While the reception is a passive one. It is easier to reduce the active time
of transmitters than receivers. In addition, the active time of the transmitter and the
receiver is strongly aected by the length and number of data packets. The receiver
in a node receives data packets from many neighbor nodes after that the node decides
to accept or discard the packets. Therefore, the number of the receiving packets is
much greater than the number of the transmitting packets. Consequently, the average
power consumption of the receivers is usually larger than that of the transmitters.
Figure 1.3 shows power consumption of a RF transceiver in dierent states described
in [5], in which TX, RX, Sleep, Idle, CCA, Tran are transmission, reception, sleep,
idle, clear channel assessment and transition states respectively.
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Figure 1.3: Energy consumption of the transceiver in dierent states
It can be seen, the energy consumed by the receiver is dominant, much greater than
energy consumption of the transmitter. Therefore, reducing the power consumption
of receivers has been paid the special attention when developing low power sensor
nodes for long lifetime of the WSNs. In this study, ultra-low power receiver designs
for the WSNs will be presented. New solutions and architectures will be proposed to
minimize power consumption of the receivers.
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1.2 Goals of This Study
The goal of this study is to design ultra-low power RF receivers for the WSNs. Main
requirement is low power for long life battery even though in the case of continuous
operation. This study will nd out solutions to minimize power consumption of the
receiver as possible.
The fundamental choice must be made during designing the receiver is the selec-
tion of the operating frequency. Currently, the WSNs use various frequency bands,
including 315 MHz, 433 MHz, 868=915 MHz (Europe), 920 MHz (Japan) and 2.4 GHz
bands. Table 1.2 lists some receivers common used in the commercial sensor nodes
with their specications at dierent frequencies [8]. Although commercial 2.4 GHz
devices are popular in the market, providing implementation exibility. However,
using this band also brings out high possibility of interference, coming from WLAN
802.11b=g, WiMax, Bluetooth. Furthermore, for low power design, the sub-GHz
frequency bands are preferred.
Table 1.2: The main specications of several commercial RF receivers common used
in WSN
Chip Frequency (MHz) Data rate (kbps) Power (mW) Modulation
TR1000 916.5 2.4-115.2 14.4 OOK=ASK
TRF6903 315=433=915 1-64 60 FSK=OOK
CC1000 315=433=916 2.4-76.8 30 FSK=OOK
CC2420 2400 250 33.8 O-QPSK
nRF905 433-915 100 37.5 GFSK
nRF2401 2400 0-1000 75 GFSK
9xStream 902-928 9.6-20 450 FSK
MAX7030 315=433 66 14 OOK=ASK
The applications of the WSNs can be divided into two groups according to the
communication range. The long-range applications such as eld area networks (en-
vironment and habitat monitoring, precise agriculture, marine monitoring) require
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large number of nodes, spreading in a large area. Their receivers need to be able to
communicate up to hundred meters for reducing the number of nodes [9]. The short-
range applications include body area networks (BAN), heathcare, indoor monitoring,
in-vehicle network, etc., which require only from a couple of meters to several tens
meters of the communication distance [10, 11]. For ultra-low power, the 315 MHz
band is the best choice. However, the transmitted power of this band is limited to -6
dBm (ARIB STD-T93 regulation of Japan), so that it can be used only for the short-
range applications. The 433 MHz band is also dedicated to short-range devices with
the maximum transmission power of 0 dBm. At the 920 MHz frequency band, the
maximum output power is 250 mW (+24 dBm) according to the ARIB STD-T108
regulation. With this transmitted power, the receivers operating at 920 MHz can
communicate at a distance up to hundreds meters or even several kilometers. Fig-
ure 1.4 shows the picture of transmission power, range of communication and typical
applications versus frequency in the sub-GHz bands.
+24
-6
Max Transmision 
Power (dBm)Range (m)
1000
315 920
Frequency
 (MHz)
0
433
10
100
BAN
,
 In
-V
ehical
 N
etw
ork
,
 
B
uilding
,
 Industrial
 A
utom
ation
,
 
T
elem
etry
Sm
art
 M
eter,
 Telem
etry
,
 
Security
,
 H
om
e
 A
utom
ation
H
om
e
 A
utom
ation
,
 Security
,
Sm
art
 G
rid
 D
evices
,
 Field
 A
rea
 N
etw
ork
Applications
Figure 1.4: Picture on range of communication, maximum transmission power and
typical applications in sub-GHz frequencies
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In this study, both carrier frequencies 315 MHz and 920 MHz are used to design
ultra-low power receivers for short-range and long-range applications of the WSNs.
At those frequencies, the sensitivity must be better than -70 dBm to achieve the
communication distance of 10 meters and more than 100 meters for 315 MHz and
920 MHz receiver respectively. The 433 MHz frequency is close to 315 MHz, so that
the 315 MHz receiver architectures presented in this study can also be used for this
band.
With the most WSN applications, the sensed parameters are slowly changing
variables such as temperature, humidity, pressure, pH, etc. Therefore, the data rate
requirement is usually low [4]. It can be seen from Table 1.2, with the receivers
common used in the commercial sensor nodes, the data rate is usually in the range
from 1 kbps to several hundreds kbps. In BAN sensors, the data rate is even required
much lower, from tens bps to several kbps [11, 12]. However, in order to reduce
latency of the system, the data rate is desired to be higher than 1 kbps. In this study,
we dene the data rate of the proposed receivers is in the range of 1 kbps - 200 kbps.
Assume that the coin battery CR2032 with the capacity of 675 mWh is used for
power supply. The lowest power receiver in Table 1.2 can work continuously in only
48 hours (two days). In order to operate continuously at least 1 year without battery
change, the power consumption of the receiver has to be lower than 77 W. With
short-range receivers operate at 315 MHz or 433 MHz, the power consumption can be
reduced to be lower than that of 920 MHz receivers. In this study, the power target
for 315 MHz receivers is 40 W so that they can last several years. For batteryless
sensors using energy harvesting, the required power consumption may be smaller
than 10 W so that the receiver can operate with energy harvested from human
motion, human temperature or RF energy. Figure 1.5 shows a view of specications
of available receivers and targets of this study, together with the capability of energy
harvesting from dierent sources [13].
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Figure 1.5: Overview of the study targets
In summary, the preliminary specications of the target receivers are shown in
Table1.3.
Table 1.3. The preliminary specications of the target receivers
Specification Receiver              in Chapter 3
Receiver          
in Chapter 4
Receiver           
in Chapter 5 
Carrier Freq. (MHz) 920 315 315
Data rate (kbps)
Sensitivity (dBm)
Modulation (chapter 2) OOK OOK S-OOK
Power consumption (µW) < 77 < 40 < 10
Power Source Battery Battery Energy harvesting
Applications
Long-range WSNs: Field 
Area Network, Security, 
Home Automation
1 - 200 
< -70
Short-range WSNs: BAN, In-Vehicle 
Network, Industrial Automation, Telemetry
1.3 Thesis Organization
This chapter has provided the overview on the WSNs: applications of the WSNs
and architecture of a single sensor node. The distribution of energy consumption of
each component in a node was also presented. From that, the goal of this research
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was introduced, which is to design and implement ultra-low power receivers with as
minimum power consumption as possible and sensitivity better than -70 dBm.
Next chapter presents some considerations in architecture and circuit design for
low power target, in which architecture is an important factor for reducing total
power consumption. In addition, platform technology on which the receiver will be
fabricated is also discussed.
Chapter 3 and chapter 4 present On-O Keying (OOK) receivers operating at 920
MHz and 315 MHz respectively. New architectures are proposed, allowing to achieve
low complexity, low power with high sensitivity. In those architectures, a clock is
provided from outside to cut o RF circuits periodically during the active time.
Chapter 5 proposes the Synchronized On-O Keying (S-OOK) modulation scheme
and an S-OOK receiver at 315 MHz frequency. The receiver in this chapter has deeply
duty-cycled RF front-end using a window generated by a digital circuit. Moreover, at
the back-end, data and corresponding clock are produced without a clock and data
recovery circuit.
Finally, the conclusion of the thesis is drawn in chapter 6, which presents perfor-
mance comparison. The lifetime and the communication distance in free space are
also estimated in this chapter.
1.4 Original Contribution
Several contributions on the architectures and modulation scheme for ultra-low power
and high sensitivity receivers have been made in this work. Following are main
contributions:
1. Intermittent RF front-end using switched bias has been proposed to overcome
the trade-o between power consumption and sensitivity.
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2. The study has developed a novel OOK receiver architecture operating at the
low carrier frequency (315 MHz) for the short-range applications. In this architecture,
no envelope detector or baseband amplier is employed. Alternatively, a comparator
and digital modulation is used for back-end of the receiver.
3. In this study, it is the rst time the S-OOK modulation scheme for narrow band
signal has been proposed. The S-OOK signal contains not only data but also clock
information, leading to the data and corresponding clock are demodulated simulta-
neously. A separate clock and data recovery circuit is not required after back-end of
the S-OOK receivers.
4. This work has also designed and veried an S-OOK receiver operating in 315
MHz frequency band with great power reduction in comparison to the conventional
receivers.
12
Chapter 2
Considerations for Low Power
Receiver Design
The well-known method to save energy in systematic level is duty-cycling to reduce the
active time of a system. The system is turned on only in a necessary period [14, 15].
Otherwise, it is turned o. Duty-cycled operation of the system can be synchronous or
asynchronous and executed by a control unit. In the case of synchronous duty-cycling,
it is necessary to have a common clock source to make sure transmitters and receivers
are turned on in the same time slot. However, in order to provide such common clock,
it is not always simple, especially when number of sensor nodes is large, and they are
deployed in a spreading area. Furthermore, the common clock needs to be buered to
distribute to many branches, which may consume considerable energy [16]. The more
preferred method is the asynchronous operation, in which an ultra-low power wake-up
receiver is attached in each node [17]. The wake-up receiver operates continuously
to listen whenever wake-up signal is incoming, and then generates a signal to turn
on the main transceiver. Even though this method allows to save much power, if
the active power of receivers is large, the lifetime of the nodes is still limited. For
example, assume that the ratio of active time to sleep time is 1=10, the receiver in [18]
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can work only for 0.3 year with the coin battery CR2032. Therefore, it is necessary
to nd out solutions to reduce the active power of the receivers. In this section, we
present considerations in architecture, circuit design and fabrication technology to
reduce the active power of the receivers and then extend the lifetime of the sensor
nodes.
2.1 Architecture Consideration
Choosing a suitable architecture for receiver design is an important step to achieve
nal targets. There are many types of receiver architectures frequently used in modern
wireless systems. The simplest one is the RF detection receiver (Figure 2.1). It
includes RF gain stages before an envelope detector and baseband amplier. The
disadvantage of this receiver is insensitivity with frequency and phase information;
it demodulates data based on amplitude only. Therefore, the ability of interference
suppression is not good. In order to reject out-of-band signal, it employs an RF lter
after the output of the antenna. Also, the sensitivity of this receiver is heavily limited
by the envelope detector. For achieving high sensitivity, high gain RF ampliers before
the envelope detector are needed with the cost of the increase in power consumption.
LNA
Envelope 
detector
Baseband
Amp.
Output 
RF Gain
Figure 2.1: RF detection receiver with OOK modulation
For better sensitivity and interference immunity, the conversion receiver architec-
ture is preferable (Figure 2.2). The signal at RF frequency is converted down to IF
frequency by a mixer. Then baseband signal can be received using second mixer with
condition !LO2 = !IF = !in   !LO1. The number of downconversion stages can be
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increased by adding more IF stages before the baseband downconversion. However,
using this structure to receive asymmetric spectrum signals such as FSK, QPSK,
GMSK and QAM, self-corruption will happen (Figure 2.3). To avoid that eect, the
quadrature conversion architecture is proposed (Figure 2.4), generating two versions
of baseband signal that together can reconstruct the original information [19].
LNA
IF
Amp.
Baseband
BPFMixer
LO1
Mixer
LO2
Baseband
Amp.
LPF
RF 
filter
Figure 2.2: Frequency conversion receiver
0IF-ω IF+ω
0
ω
ω
Figure 2.3: Self-corruption in conversion receiver
Another popular receiver architecture is zero-IF or low-IF receiver (Figure 2.5).
Depending on relationship !LO = !in or !LO = !inChannelBandwidth, the receiver
is classied as zero-IF or low-IF receiver, respectively. In this case, channel selection
is implemented by low-pass lters, which can be realized on-chip as active circuits
with relatively sharp cut-o characteristics.
During designing a receiver, choosing which architecture depends on applications
and requirements. The advantage of the frequency conversion receivers is that gain
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Figure 2.4: Quadrature conversion receiver
LNA
Baseband
I
LO
BB
amp
LPF
90o
Baseband
QBB
amp
LPF
RF 
filter
Figure 2.5: Zero-IF or Low-IF Receiver
and selectivity can be realized at lower frequencies, improving performance in terms
of sensitivity, noise gure and interference rejection. However, power consumption
is limited by the local oscillators. In addition, the strict requirements in frequency
accuracy and phase noise usually require a power-hunger frequency synthesizer with
an LC oscillator and a phase-locked loop. The RF detection receiver has some dis-
advantages as mentioned before, however, this type of receiver is simple in circuit
design without local oscillators, mixers and IF ampliers. Therefore, in low data
rate applications with not so high sensitivity required, the RF detection receiver is
suitable for low power target. In fact, the lowest power receivers published recently
are RF detection receivers with OOK modulation scheme [20], [21]. In this study, the
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new receiver architectures were proposed based on the RF detection receiver with the
OOK modulation.
2.2 Circuit Level Considerations
2.2.1 Matching circuits
Matching impedance is an important issue; it is considered to transfer maximum
power from a terminal to another. In a receiver, the low noise amplier (LNA) is a
component interfacing with the antenna. Its input needs to match to the antenna
output for maximum gain and minimum noise. There are many techniques of input
matching, however, depending on design targets, we have to consider to choose a
suitable technique.
A) Shunt resistor:
The easiest way to match input with a resistive source impedance Zs = Rs is
to shunt the input with a resistor Rsh equal to Rs as shown in Figure 2.6. This
method provides broadband matching, simplicity, relative independence on power
consumption. However, the resistor Rsh introduces thermal noise of its own at the
input, leading to degrading noise performance. The noise factor of this amplier is
calculated [22]:
F = 2 +
4
gmRs
; (2.1)
where gm is the transconductance of M1,  is the excess noise coecient. The value
of  is 2=3 for long-channel transistors and can increase to 2 in short-channel devices.
In this case, the noise gure is:
NF = 10 log(F ) = 10 log(2 +
4
gmRs
) (2.2)
It is clear that, the noise gure of this topology exceeds 3dB substantially.
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Vbias
Iout
Vs
Rs
Rsh
M1
M2
Matching 
circuit
Figure 2.6: Matching by shunt resistor
B) Classic matching:
It is preferred that the input of LNA must be matched to the standard char-
acteristic impedance of 50 
 without adding the thermal noise of a 50 
 resistor.
It can be completed by using reactance devices (Figure 2.7). The matching circuit
can be one of the topologies shown in Figure 2.8 [23]. By choosing a suitable circuit,
matching conditions can be met. Although this method introduces mismatch between
gain matching and noise matching [24], it is used in many designs because the gain
matching can be attained regardless power consumption.
Vbias
Iout
Vs
Rs
M1
M2
Matching 
Circuit
Z
Figure 2.7: Classic matching
C) Simultaneous noise and gain matching
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Z Z Z Z
Figure 2.8: Possible matching topologies
This technique overcomes the disadvantage of the classic matching method. By
using a source degeneration inductor (Figure 2.9), noise and gain matching conditions
can be met simultaneously. In this case, transistor size and gate voltage of M1 must
be chosen to meet the matching conditions. These choices, however, usually lead to
excessive power dissipation [25], [24], not applicable for ultra-low power circuits.
Vbias
Iout
Vs
Rs
M1
M2
Matching 
Circuit
Lg
Ls
Figure 2.9: Simultaneously noise and gain matching
D) Power-constrained simultaneous noise and gain matching
Schematic of the technique that allows the amplier meets both noise and gain
matching conditions with low power constraint is shown in Figure 2.10. In this
technique, the real part of input impedance can be adjusted by Ls. With a give
Ls, the requirement of the imaginary part of the input impedance is satised by
choosing a suitable Cex.
Considering above techniques, the last one is the best choice to get optimum noise
gure and match input impedance with source impedance, concurrently meets the
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Figure 2.10: Power-constrained simultaneously noise and gain matching
constraint on power. However, the value of Ls is usually small, leading to the matching
status to be very sensitive to parasitic inductance and capacitance. Therefore, this
technique is not always easy to realize. Qualitatively, we can list up the characteristics
of four matching methods in Table 2.1.
Table 2.1. Characteristics of the matching methods
Method Noise Meet Low Power Constraint
Parasitic 
Sensitivity
Shunt Resistor High Yes Low
Classic Matching Medium Yes Low
Simultaneous Noise & Gain 
Matching Low No High
Power-Constrained 
Simultaneous Noise & Gain 
Matching
Low Yes High
With applications that prioritize low power consumption, the classic matching
technique could be a good choice although it does not provide the optimum noise
gure. In addition, the matching circuit in this technique provides a passive gain,
increasing total gain of the amplier. Also for low power target, the shunt resister
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technique can be used because it meets matching conditions in broadband and simple
to realize regardless power requirement. These matching techniques will be used in
the proposed receivers.
2.2.2 Multi-supply voltage
Within many techniques known in the literature to reduce the power consumption
of circuits, supply voltage reduction is an eective method. However, that method
may cost severely in terms of speed or noise performance. To overcome those issues,
multi-supply voltage design is an alternative. A design is partitioned into separate
voltage domains; each operates at its own proper supply voltage depending on its
requirements [26]. Critical domains are provided higher voltages to maximize perfor-
mance. Meanwhile, non-critical domains operate at lower voltages for reduction of
power consumption.
In RF receivers, RF front-ends play important roles. They decide gain and noise
performance and hence the sensitivity of the receivers. Therefore, the RF front-
ends may need to operate at high voltages. For low data rate applications, analog
baseband and digital processing circuits work at low speeds, timing requirements
are non-critical. Those circuits can be supplied lower voltages to optimize power
consumption.
2.2.3 Gain and power consumption trade-o
Considering a simple common source amplier as shown in Figure 2.11. M1 is biased
to operate in the saturation mode. The voltage gain of the circuit is calculated [27]:
Av =  gmRLoad; (2.3)
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where gm is the transconductance of M1. It is calculated [27]:
gm =
p
2KID; (2.4)
in which, K is a coecient, related to technology and sizes of M1. Substituting (2.4)
into (2.3), we have:
Av =  RLoad
p
2KID (2.5)
From Equation (2.5), there are two solutions to increase voltage gain of the circuit.
1) Increasing ID. This way directly increases the power consumption of the circuit.
2) Increasing RLoad. Since Vout = VDD   IDRLoad, if RLoad increases to a large value,
output voltage swing will be limited. This issue can be solved by replacing the resistive
load by an LC tank. However, on-chip inductor usually consumes large area and low
Q-factor. If integration is not a critical issue, a high Q-factor o-chip inductor can
be used for high gain, low power consumption. In the case that voltage swing is
not important, the high gain can be achieved with low power consumption by using
high resistive loads. In this case, however, the bandwidth of the circuit will be heavily
degraded when taking into account capacitance at the output node (Figure 2.12). Cout
is composed of parasitic capacitance of the circuit at that node and input capacitance
of the next stage. Nonetheless, this issue can be circumvented by using low carrier
frequency.
M1
RLoad
ID
inV
VDD
Vout
Figure 2.11: Simple common source amplier
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RLoad
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Vout
Cout
Figure 2.12: Simple common source amplier with output capacitor
2.3 SOTB CMOS Technology for Low Power
The Silicon-on-Insulator (SOI) CMOSFET has been developed over 30 years [28, 29].
Figure 2.13 shows cross-section of a bulk CMOS transistor and a conventional SOI
CMOS transistor. Owing to the insulator layer between source=drain and substrate,
circuits on the SOI CMOS technology avoid the latch-up phenomenon. The leakage
current and junction capacitance are reduced considerably [30], leading to higher den-
sity, lower power consumption, higher speed and no body eect. However, the body
of an SOI device is oating; therefore threshold voltage Vth is changed in switch-
ing state, changing the delay of the circuits and dicult to match transistors for
analog designs. The thick buried-oxide (BOX) also insulates thermal. Hence, heat
accumulates in transistors rather than spreading through the substrate. In order to
overcome disadvantages of the conventional SOI CMOS devices, the Silicon-On-Thin-
BOX (SOTB) CMOS technology has been proposed with many advantages over the
conventional bulk CMOS [31, 32]. It has been proved that the SOTB CMOS is one
of the best candidates for ultra-low voltage, low-power applications [33, 34, 35].
2.3.1 SOTB CMOSFET Structure
Naturally, SOTB CMOS is an Fully-Depleted-SOI (FD-SOI) CMOS technology with
very thin BOX and triple well structure [36, 37]. Figure 2.14 shows structure of
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Figure 2.13: a) Bulk CMOS and b) Conventional SOI CMOS
SOTB CMOS transistors. The thickness of the BOX is reduced to about 10 nm,
together with Deep Nwell layer, the body voltages of PMOS and NMOS can be
applied separately.
G
DS
G
DSBP BN
PMOS NMOS
Figure 2.14: Structure of SOTB CMOS
2.3.2 Low operation voltage
The supply voltage should decrease proportionally to the miniaturization of transis-
tors. However, in sub-100-nm technologies, further reduction of the supply voltage is
dicult because of increase in the variation of Vth. In SOTB CMOSFETs, variation of
Vth is suppressed considerably [38, 39]. As a result, circuits on SOTB CMOS devices
can operate at low voltage down to 0.22 V [34].
24
2.3.3 Ultralow leakage current
Leakage current Ioff in CMOSFETs includes the subthreshold leakage current, gate-
induced drain leakage (GIDL) current and junction leakage current [40]. In Bulk
CMOS, the GIDL current is the major element of the Ioff , which ows to substrate.
Because of the BOX layer, the GIDL current of an SOI transistor is suppressed, the
Ioff is dominated by the subthreshold leakage current. In SOTB devices, the GIDL
current is also suppressed. The subthreshold leakage current can be reduced drasti-
cally [33, 35] by applying suitable back-gate bias voltage. In addition, the leakage
is reduced easily by decreasing overlap length Lov between gate and source=drain
extensions.
Besides, the SOTB CMOS device also provides a larger tranconductance than
the bulk CMOS device, providing a higher gain at the same current consumption.
Appendix A shows more information on characteristics of the SOTB CMOS devices.
Table 2.2 summarizes some key specications of the SOTB CMOS in comparison with
Bulk CMOS and SOI CMOS.
Table 2.2. Key specications of the SOTB CMOS in comparison with Bulk CMOS
and SOI CMOS.
Technology Gm Leakage Drain Conductance Vth
Bulk CMOS Low GIDL dominant High High (~0.4V)
SOI CMOS High Subthreshold leakage dominant Low Low (~0.2V)
SOTB CMOS High Subthreshold leakage is 
controlled by back bias Low Low (~0.2V)
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2.4 Conclusion
This chapter presents some aspects in system architecture, circuit design and choice of
technology for the low power consumption. To achieve required targets, the rst thing
should be considered is the system architecture. There are many receiver architectures
used in modern communications such as RF detection, frequency conversion receiver,
low-IF receiver. Although the RF detection receiver is limited in sensitivity and
interference rejection, it is the best choice for ultra-low power applications. In this
study, the new receiver architectures are proposed based on the RF detection receiver
with the OOK modulation scheme. In circuit level, the low power techniques were
discussed, in which topologies of matching circuits and gain stages are very important
and need to be considered carefully. Finally, the structure and characteristics of
CMOS technologies were presented briey. It has been proved that the SOTB CMOS
is a suitable process for ultra-low voltage, low power applications.
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Chapter 3
920MHz OOK Receiver with
Switched Bias for Long-Range
Applications
In RF receivers, usually RF front-ends and local oscillators consume most of power
[18], [41], [42]. Therefore, many solutions were proposed to reduce the power con-
sumption of the RF front-ends and the local oscillators. With the RF detection
receivers, local oscillators, mixers, and IF bandpass lters are eliminated, simplifying
structure and reducing power consumption signicantly. However, the RF ampliers
still dissipate dominant power in those receivers such as in [18], [43] with more than
70 % of their power dissipated by the RF ampliers.
The work in [20] demonstrated a receiver structure in which the RF amplier is
not employed. Alternatively, RF signal is sampled directly from the output of the
antenna by intermittent samplers so that the power consumption of the receiver is
reduced drastically. However, sensitivity of that receiver is limited, only -55 dBm
because there is no RF amplier before RF envelope detection.
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In this chapter, we present a receiver design, in which a solution is proposed to
overcome the trade-o between power consumption and sensitivity. In the receiver,
high gain RF ampliers are employed to achieve high sensitivity. However, the power
consumption of the RF ampliers does not increase signicantly because of their
intermittent operation. The proposed receiver operates at 920 MHz, dedicated for
the long-range WSN applications.
3.1 Architecture
This receiver was presented in [44], its architecture is shown in Figure 3.1. In order
to achieve low power target, the RF detection architecture is employed with OOK
modulation. However, dierent from the conventional RF detection receiver as shown
in Figure 2.1, the RF ampliers do not operate continuously, but intermittently. After
the envelope detector, the signal has intermediate frequency and then demodulated
by a sample & hold circuit.
LNA Sample&Hold
IF Amp.BPF
RF
Amp. BPF
Baseband
Amp. Baseband
Signal
Bias swiching 
clock
Clock 
regenerator
Envelope 
detector
Figure 3.1: Detection Receiver with Switched Bias.
The RF stages are common source cascaded ampliers. A clock signal is applied
to the bias terminal of the cascaded transistor (Figure 3.2a) instead of a constant
voltage (Figure 3.2b). The cascaded transistor M2 in Figure 3.2a plays the role
of a lock. It opens only when the clock is high. Assume that a 50 % duty-cycle
clock is used for biasing, the power consumption of the circuit in Figure 3.2a is
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reduced by approximately 50 % in comparison with the constant bias topology in
Figure 3.2b. Figure 3.3 shows the operation of the receiver with the bias switch
technique. After the RF ampliers, the signal is an RF pulse chain at the duration
of high bits (Figure 3.3c). At the output of the envelope detector, the signal has
the same frequency as the bias clock (Figure 3.3d). In this design, we used a 2.5
MHz clock for switching bias of the cascaded transistors. The nal bit sequence is
recovered using a sample&hold circuit followed by baseband blocks (Figure 3.3e, f),
similar to the double sampling method presented in [45].
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Figure 3.2: Switched Bias Cascaded Common Source Stage.
3.2 Circuit Implementation and Simulation Re-
sults
The receiver is designed and simulated on the 65 nm SOTB CMOS process. Schematic
of the RF front-end is shown in Figure 3.4. In the rst stage, the classic input
matching method is adopted to optimize for gain instead of noise gure. The matching
circuit includes C1, C3, L1. Loads of the RF ampliers are LC tanks with the high-Q
o-chip inductor L2, L3. C5, C7 are total capacitances at the output nodes. L2,
L3 are chosen to resonate with C5, C7, respectively. L2, C5 and L3, C7 form the
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Figure 3.3: Timing chart.
output loads of each state at the interest frequency and concurrently play the role of
lters to attenuate low-frequency signal caused by the bias clock. C2, C4 and C6 are
AC coupled capacitors. Figure 3.5 shows the simulated AC characteristics of the RF
front-end. It achieves a total gain of 47 dB, a noise gure of 4.65 dB at 920 MHz
with power consumption of 45.6 W.
The envelope detector is shown in Figure 3.6. M and M' are biased to operate in
the weak inversion regime (VGS  Vth) [46]. Two identical branches are employed to
create the dierential output. The capacitor Cdet forms a pole at the frequency [16]:
fpole =
gm
2Cdet
(3.1)
30
VDD
Bias 
clock
RF input L1
L2 R1
C1
C2
C3
C4
C5
M3
M4
Bias 
clock
Output
VDD
L3 C6
C7
M6
M5
R2
LNA RF Amplifier
Off-chip
Figure 3.4: RF front-end.
Figure 3.5: Simulated AC characteristic of the RF amplier
Where gm is tranconductance of M. This pole denes the bandwidth of the enve-
lope detector, and is designed to lter out the carrier frequency and the high-order
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harmonics. The bandwidth is also set high enough so that the IF signal with the
frequency of the bias clock can pass without attenuation.
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det det
Figure 3.6: Envelope detector
The IF amplier is a fully-dierential operational amplier (Figure 3.7), including
two stages. The tail current source of the rst stage is split into two halves connected
by a capacitor. The transfer function of this amplier has a zero at DC [47], sup-
pressing DC oset caused by asymmetrical factors at the inputs. The gain of the IF
amplier can be set from 20 dB to greater than 40 dB. Figure 3.8 shows AC char-
acteristic of the IF amplier with a zero at DC. Following the IF amplier is simple
sample&hold circuit including CMOS switches and small capacitors.
The baseband amplier is also a two-stage operational amplier with dierential
inputs, single-end output. In the rst stage, loads are diode-connected transistors.
With this kind of load, a common mode feedback circuit is not necessary. Figure 3.9
and Figure 3.10 are schematic and AC characteristic respectively of the baseband
amplier.
Figure 3.11 and Figure 3.12 show the layout pattern and microphotograph of the
receiver respectively. The active core occupies an area of 985 x 600 m2.
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Figure 3.7: IF amplier
Figure 3.8: Simulated AC characteristic of the IF amplier
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Figure 3.9: Baseband amplier
Figure 3.10: Simulated AC characteristic of the baseband amplier
3.3 Performance and Comparison
Figure 3.13 and Table 3.1 depict sensitivity at dierent data rates and current con-
sumption of the receiver. At 10 kbps, the proposed receiver can achieve -82 dBm
sensitivity. It should be noticed that without the switched bias and the sample &
hold circuit is shorted, the receiver becomes a conventional RF detection receiver.
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Figure 3.11: Layout pattern of the receiver
Figure 3.12: Microphotograph of the receiver
When operating as conventional one, the receiver consumes 162.8 A from 0.6 V sup-
ply. Whereas, with 50 % duty-cycle clock for switching bias, the current consumption
decreases to 88.5 A, equivalent to 53 W.
The Table 3.2 shows the performance summary of the proposed receiver. Main
specications of some state-of-art receivers operating at the same frequency band are
also shown for comparison. We can see the outstanding performance of the proposed
receiver in power consumption. When operating as a conventional RF detection
receiver, the power consumption approximates 98 W. With switched bias, the power
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Table 3.1: Current consumption of the receiver from 0.6 V supply
Circuit Current(A) Circuit Current(A)
LNA 35=69 IF amp. 7.4
RF amp. 41=81.3 BB amp. 3.3
Env. det. 0.6 Others 1.2
Total current 88.5=162.8
 Conventional operation
consumption is reduced to 53 W (46 % power reduction), smaller than half of power
of other receivers. In terms of energy eciency, the receiver in reference [42] is better,
however, its sensitivity is much worse than this work (-50 dBm vs. -82 dBm).
3.4 Conclusion
In this chapter, the ultra-low power receiver operating at 920 MHz frequency for the
long-range WSNs was presented, in which the switched bias is applied for intermittent
operation of the RF front-end. In this receiver, the RF ampliers are single-ended
cascade common source ampliers, the bias of the cascade transistors is switched by
a clock to duty-cycle the RF ampliers. The LNA is matched with input source
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Table 3.2: Performance comparison
Parameter Ref[48] Ref[41] Ref[49] Ref[42] This work
Technology 0.13 m 40 nm 90 nm 90 nm 65 nm SOTB
Frequency (MHz) 868=915 782-932 915 868=915 920
Modulation FSK FSK OOK BPSK OOK
Data rate (kbps) 45 12.5-625 10-100 2000 10-200
Sensitivity (dBm) -89 -81 -56 -83 -50 -82
Power (W) 1920 382.5 121 216 53=98**
Energy=bit (nJ=bit) 42.66 0.612 1.2 0.108 0.265=0.49**
(**) Power consumption and energy eciency when operating as convention,
without bias switching and the sample & hold circuit is shorted
impedance by the classical method to provide a passive gain and also overcome the
low-power constraint of the receiver. It consumes 53 W from 0.6 V supply with the
best sensitivity of -82 dBm at 10 kbps.
37
Chapter 4
315MHz OOK Receiver Using
Comparator and Digital
Demodulation for Short-Range
Applications
Following the regulation of the ARIB (Japanese association of radio industries and
businesses), the 315 MHz band is dened as above 312 MHz to below 315.25 MHz.
This low-frequency band is a suitable choice for ultra-low power applications. Radio
waves of this frequency band can propagate through a longer distance than that of
higher frequency band with the same transmission power because of the small loss
in free space. The equivalent isotropically radiated power (EIRP) imposed by ARIB
STD-T93 is shown in Figure 4.1. From 312 MHz to 315.05 MHz, EIRP has to be
equal or less than 250 W (-6 dBm); from 315.05 MHz to 315.25 MHz, EIRP is 25
W (-16 dBm) or less; out-of-band emission intensity is 250 nW (-36 dBm) or less.
Since the maximum transmitted power is limited to -6 dBm, this frequency band is
dedicated to the short-range applications.
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Figure 4.1: Power mask of 315 MHz band
In this section, a receiver design using OOK modulation at 315 MHz frequency
band is proposed with low complexity and low power for the short-range WSN appli-
cations such as Body Area Networks (BAN), Indoor Monitoring, In-Vehicle Network.
In this receiver, the RF amplier operates intermittently for power reduction, similar
to the receiver in Chapter 3. Furthermore, taking advantage of the low carrier fre-
quency, the RF signal after the RF amplier is directly converted to the digital signal.
Thus, subsequent processing can be implemented in digital manner. The proposed
architecture is veried by using discrete RF modules and FPGAs; then VLSI design
is carried out.
4.1 System Architecture
In the conventional OOK receiver (Figure 2.1), RF signal after RF gain stages is
converted to baseband by using an envelope detector. The baseband signal after the
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envelope detector is usually small. Therefore, a variable-gain amplier is used before
digital processing. The receiver presented in this section has structure illustrated in
Figure 4.2. It removes the analog baseband amplier. Alternatively, the RF signal is
amplied by high-gain RF ampliers and then clipped by a threshold circuit (com-
parator) to have rail-to-rail level. After the threshold circuit, the signal is considered
as a digital stream. A clock is applied to the RF front-end to turn it on and o
periodically. Hence power consumption of the RF front-end and consequently total
power consumption of the receiver is reduced considerably.
BPF
Comparator Output
Data Baseband
Digital
ENCLK
Gain
RF 
Multi-stage variable-gain 
RF amp.
Figure 4.2: Architecture of the proposed receiver.
The timing chart in Figure 4.3 explains the operational principle of the receiver.
"In" is RF input signal. ENCLK with the frequency much higher than data rate
is used to enable or disable the RF front-end. After the RF front-end, the signal
for bit "1" is an RF pulse chain with pulse period equal to ENCLK period and the
signal according to bit "0" remains unchanged, similar to the receiver in the previous
section. At the comparator output, we obtain a 315 MHz rail-to-rail pulse stream.
Finally, the output data is recovered by the digital baseband block. Schematic and
operation of the digital circuit will be described in following section.
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Figure 4.3: Timing chart of the proposed receiver.
4.2 Digital Baseband Processing
In the previous section, we knew that the 315 MHz RF signal is converted to a digital
stream as described in Figure 4.3. In this case, the bit "1" is according to groups of
digital pulses. The digital circuit recovers data from these pulse groups. Figure 4.4
is schematic of the digital circuit and its operation is shown in Figure 4.5.
At rst, there is no pulse at the input IN (comparator output), the node X1
is low so that the logic gate I1 is transparent with IN . Q0 is low hence the N-bit
counter and ip-op FF1 are cleared. When the rst pulse in a pulse group from
the comparator comes to the input, a transition from high to low appears at X0,
leading Q0 from low to high and X1 becomes high. When X1 is high, the logic
gate I1 closes and becomes ineective with next pulses in the group. The counter
starts to count with the clock ICLK, which has the frequency higher than that of
the on-o RF front-end clock ENCLK but much lower than 315 MHz. When the
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Figure 4.4: Schematic of digital circuit.
output of the counter is equal to a constant, the output of the comparator CE will
be high, resulting in Q1 high at next the positive edge of ICLK. Q1 will clear FF0
and pull Q0 down, and then the counter and FF1 will be cleared. Consequently, X1
will go down. Frequency of ICLK and the comparison constant are chosen so that
negative edge of X1 appears after the last pulse of a group and before the rst pulse
of the next group. Finally, the output data is recovered by latching X1 using the
negative edge of ENCLK (Figure 4.5). It can be seen that since the output of the
comparator can be observed as a digital stream, a variable-gain baseband amplier
can be deleted. Alternatively, a very simple digital circuit is used to recover data as
shown in Figure 4.4.
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Figure 4.5: Operation of the digital circuit.
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4.3 Architecture Verication
In order to verify the operation of the proposed architecture, we implement a proto-
type using a variable gain amplier, a comparator for the RF front-end and an FPGA
for implementation of the digital part. Here the Analog Device amplier AD8369 with
a maximum gain of 34 dB, the Texas Instruments comparator LMH7220 and the Al-
tera Stratix IV FPGA are used for the experiment. The FPGA also generates the
ENCLK signal to turn the RF amplier on=o. We choose frequency 1.5 MHz for
ENCLK and 25 MHz for ICLK. Therefore, the comparison constant in the digital
circuit is 9 to make sure that X1 goes down later than the last pulse of a group and
earlier than the rst pulse of next group as discussed in the previous section.
RF amp
BPF
All-digital 
Transmitter
Altera DE2 
Development Kit
BB Digital
BPF
AD8369 LMH7220
Altera TR4
Development Kit
TX side RX side
Figure 4.6: System prototype.
Figure 4.6 is block diagram of the system prototype with specic components.
SMPA
Data
Carier 
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BPF
Figure 4.7: 315MHZ Fully-digital transmitter.
To verify the architecture in systematic level, a 315 MHz OOK fully-digital trans-
mitter is designed as shown in Figure 4.7. It is similar to the transmitter presented
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in [20], except power amplier. The power amplier in [20] is a class-F one while
a switching-mode power amplier (SMPA) is employed in this work [50, 51]. Thus,
the transmitter can be implemented entirely on the FPGA. Figure 4.8 shows setting
picture for experiment. Figure 4.9 is output spectrum with 100 kbps data rate of the
transmitter. Output power at the center frequency is about -10.5 dBm and power
level is -25 dB lower than the peak at the frequency oset of 500 kHz from the center,
within the regulation of Japan.
Figure 4.8: Experiment setup.
With the prototype system, the receiver and transmitter communicate successfully
at a distance of 1 meter. Figure 4.10 shows waveforms of the ENCLK and the output
of the comparator corresponding to bit "1" coming to the receiver. When ENCLK
is o, there is no signal, and when ENCLK is high, the signal includes pulse groups.
Figure 4.3 is the waveform according to the case when a bit sequence "101010" is
received at 100 kbps data rate.
At maximum gain setting, the prototype receiver achieves sensitivity better than
-45 dBm (bit-error-rate (BER) < 1E-3). Figure 4.12 shows measured BER perfor-
mance of the receiver according to data rates 100 kbps and 200 kbps. It indicates
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Figure 4.9: Output spectrum of the transmitter.
Figure 4.10: ENCLK and comparator output.
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Figure 4.11: Waveform according to bit sequence "101010" received.
that BER changes rapidly when input power changes around sensitivity level. It is
predictable because when the output of the RF amplier is lower than oset voltage
of the comparator, there is no pulse stream at the input of the digital block. If the
output of the RF amplier is higher than oset voltage of the comparator, the reli-
ability of the receiver operation mainly depends on digital processing. When input
power is higher than -30 dBm, BER performance degrades because of non-linearity
in the RF amplier (Figure 4.13). However, BER of the receiver is still smaller than
1E-3 until -15 dBm of the input power. Figure 4.14 shows measured BER of the
receiver with 20 dB gain setting. In this case, the receiver works reliably with BER
< 1E-3 from -32 dBm to 5 dBm of the input power (Figure 4.14).
We can see that with only 2-step gain setting of the RF amplier, the prototype
receiver can operate properly with the 50 dB range of input power from -45 dBm to
+5 dBm.
46
1.0E-06
1.0E-05
1.0E-04
1.0E-03
1.0E-02
1.0E-01
-50 -40 -30 -20 -10
BE
R
Pin(dBm)
100kbps
200kbps
Figure 4.12: Measured BER at maximum gain setting.
Table 4.1: Resource usage of the digital circuit
Component Quantity
Combinational ALUTs 13
FFs 14
Table 4.1 lists utilized resources for the digital circuit, including 13 ALUTs (adap-
tive look-up table) and 14 FFs (ip-op). It shows that the digital part of the receiver
is very simple, only a few of logic elements are utilized. Table 4.2 is the current con-
sumption breakdown corresponding to two cases, with or without On-O RF front-
end. The RF front-end consumes almost total power while power consumption of the
digital part is very small.
It can be seen that the proposed architecture of the receiver can be realized without
any baseband amplier, and when applying ENCLK to the RF front-end, total power
consumption is further reduced by approximately 42 %.
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Figure 4.13: Nonlinearity in the RF amplier with the maximum gain.
Table 4.2: Current consumption(mA)=3 V
With ENCLK Without ENCLK
RF Front-end 24.3 42.5
Digital <1 <1
Total 25.3 43.5
Reduction (%) 42 0
4.4 VLSI Design on 65 nm SOTB CMOS Process
4.4.1 Circuit design
Figure 4.15 is the block diagram and schematic of the RF amplier. In order to get
high gain, the RF amplier is implemented by cascading 5 stages. When applying
ENCLK to the amplier, the transient will appear, generating noise and degrading
performance. To solve this issue, dierential topology is employed. The transient
caused by ENCLK appears in both outputs of dierential stages, and they are com-
pensated. The rst stage is a single-ended-to-dierential converter, next stages are
fully dierential. Current source tail is split into two halves connected by capacitor
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Figure 4.14: Measured BER at 20 dB gain setting.
C1 to suppress DC oset caused by asymmetry of devices. CMOS switches are added
below current sources of each stage to enable or disable it. The rst priority is low
power. Therefore, we use shunt resistor method for input matching. Gain control is
implemented by using a 3-bit digitally controllable PMOS resistor connected between
output nodes, providing four gain settings. The RF amplier consumes a current of
98 A from the 1 V supply.
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Figure 4.15: RF dierential cascaded amplier.
Schematic of the comparator is shown is Figure 4.16(a). It composes of a pream-
plier followed by a variable threshold inverter. The preamplier is a dierential-
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Figure 4.16: a) Schematic of comparator. b) Output characteristic.
input-single-ended-output type. Figure 4.16(b) is characteristic of the comparator.
The threshold of the comparator can be adjusted to adapt with process variation.
It consumes a power of 5 W. Baseband digital circuit as described in Figure 4.4 is
synthesized and laid-out automatically by IC compiler, occupying 35 x 40 m2 area
and consuming only 0.56 W. Figure 4.17 is layout picture of the receiver. The active
core consumes an area of 320 x 188 m2.
Figure 4.17: Layout picture of the receiver.
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4.4.2 Simulation results
The simulation was implemented using netlist of the receiver with extracted param-
eters from the physical layout pattern. The simulated AC characteristic of the RF
amplier according to 4 gain settings is shown in Figure 4.18. It provides a digitally
controllable gain from 15.8 dB to 59.7 dB at 315 MHz with approximately 15 dB each
step.
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Figure 4.18: AC characteristic of the RF amplier.
To examine linearity of the RF amplier, its output is analyzed in the frequency
domain. Power at the carrier frequency of 315MHz is calculated on 50 
 load. Fig-
ure 4.19 is Pout vs. Pin plots with dierent gain settings. It can be seen that the
RF amplier can accommodate the range of input level up to -25 dBm, at which
non-linearity phenomenon begins to appear with the smallest gain setting.
Figure 4.20 and Figure 4.21 show waveforms of the transient analysis at 200 kbps
data rate with ENCLK of 1 MHz 50 % and 20 % duty cycle respectively. In the
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Figure 4.20: Transient analysis with -70 dBm input power, data rate 200 kbps, 50 %
duty cycle ENCLK.
rst case, average power consumption is 54.5 W and further reduces to 27.6 W in
the case of 20 % duty cycle ENCLK. We can reduce the duty cycle of the ENCLK
to reduce more power consumption. However, it is limited by the time constant of
the circuit. With 1 MHz frequency, 20 % duty cycle corresponds to 200 ns, a value
smaller than this number might cause the receiver not to operate. In the case of lower
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Figure 4.21: Transient analysis with -70 dBm input power, data rate 200 kbps, 20 %
duty cycle ENCLK.
data rate, we can increase period of the ENCLK, and then reduce its duty cycle,
resulting in further decrease of power consumption.
Sensitivity of the receiver is calculated by following equation [19]:
Pinmin =  174 + 10 logBW +NF + SNR; (4.1)
where Pinmin is expressed in dBm, BW is bandwidth (Hz), NF is noise gure (dB)
and SNR is signal-to-noise ratio (dB). The noise of the receiver is mostly caused
by the RF amplier and the preamplier of the comparator. With maximum gain
setting of the RF amplier, they contribute a noise gure of 28.6 dB at 315 MHz
(Figure 4.22). The SNR required to detect bits reliably is typically 12 dB. If using
a 500-kHz-bandwidth o-chip bandpass lter at the input, sensitivity of the receiver
can be derived:
Pinmin =  174 + 10 log(5 105) + 28:6 + 12   76:4 dBm
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Table 4.3 shows a summary of the performance of the receiver. To evaluate the
eectiveness of the proposed architecture, we assume that the comparator and the
digital circuit in Figure 4.2 are replaced by the envelope detector and the baseband
amplier in Chapter 3, the RF amplier operates continuously. The receiver becomes
a conventional RF detection receiver (Figure 4.23). Total power consumption of the
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Figure 4.23: Conventional OOK receiver
receiver in this case is:
Ptotal = PRFamp + Penv + PBBamp = 98 + 0:6 + 3:3 = 101:9 W
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The power dissipation of both architectures is shown in Table 4.4 and Figure 4.24.
From the gure, we can see the power reduction given by the proposed architecture.
Table 4.3: Performance summary
Parameter Value
CMOS Technology 65 nm SOTB
Supply (V) 1
Frequency (MHz) 312-315
Modulation OOK
Data rate (kbps) 200
Sensitivity (dBm) -76.4
Power (W) 27.6
Energy=bit (nJ=bit) 0.138
Table 4.4: Breakdown on power consumption of conventional receiver and proposed
receiver
Conventional RX Proposed RX
Circuit Power (W) Circuit Power (W)
RF amp. 98 Intermittent RF amp. 22
Env. Detector 0.6 Comparator 5
BB amp. 3.3 Digital 0.56
Total 101.9 Total 27.6
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73% Reduction
Figure 4.24: Power consumption of the conventional and proposed receivers
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4.5 Conclusion
In this chapter, the OOK receiver operating in 315 MHz frequency band was pre-
sented. A novel architecture is adopted instead of the conventional RF detection re-
ceiver. A comparator together with a simple digital circuit undertakes demodulation
task of the receiver. The architecture was veried by discrete RF modules and FP-
GAs before designing on the CMOS circuit. With VLSI design on the SOTB CMOS
technology, the receiver can achieve -76.4 dBm sensitivity with power consumption
of only -27.6 W from 1 V supply at 200 kbps data rate.
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Chapter 5
Synchronized-OOK Modulation
Scheme and Receiver for
Batteryless Short-Range
Applications
In chapter 3 and chapter 4, a technique was used to overcome the trade-o between
power consumption and sensitivity, in which the receiver uses cascaded RF ampliers
to achieve high sensitivity and the RF ampliers operate intermittently to decrease
power consumption. However, speed of intermittent operation must be higher than
data rate several times because of asynchronization between transmission and recep-
tion. As a result, data rate is limited, and power consumption of the RF amplier is
still large in comparison with that of subsequent blocks.
In this chapter, we propose the synchronized-OOK (S-OOK) modulation scheme
and an S-OOK receiver architecture operating in the 315 MHz frequency band for
the short-range WSN applications. The S-OOK modulation allows received data to
be synchronized with output clock using a simple digital circuit, no separate clock
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and data recovery (CDR) circuit is required. Furthermore, the RF front-end works
intermittently with intermittent speed as double of data rate despite asynchronization
between transmission and reception sides, reducing further power consumption of the
receiver so that it can be used for batteryless sensor nodes.
5.1 S-OOK Modulation
5.1.1 Format of S-OOK signal
Transmission signal used for this receiver is the S-OOK signal. The S-OOK pulse
modulation was rst proposed in [52] for Impulse Radio Ultra-Wide Band (IR-UWB)
transceivers. Here we modify it for narrow band applications. Figure 5.1 shows
format of the transmission signal, in which Tb is bit duration. In the conventional
OOK modulation, RF carrier occupies whole duration of bit "1" and absents in the
whole bit "0" (Figure 5.1a). On the other hand, in the S-OOK modulation, RF
signal is composed of two kinds of RF pulses, synchronization pulses and data pulses.
Bit "1" corresponds to 2 RF pulses. The rst one is synchronization pulse, and
the other is data pulse. Whereas bit "0" corresponds to only synchronization pulse
(Figure 5.1b). The cycle of the synchronization pulses is Tb, equal to the bit duration.
Each RF pulse has the width of Tp. Tp must be large enough so that the signal is
still narrow-band, dierent from the signal described in [52], where each pulse is an
ultra-wide band pulse. The distance between synchronization and data pulses in [52]
is a certain value between 0 and Tb while this distance must be half of Tb in our
architecture.
5.1.2 S-OOK demodulation
The received data (ODATA) and the corresponding clock (DCLK ) will be detected
after getting the S-OOK baseband signal (BBSIGNAL). Figure 5.2 describes the
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Synchronization pulse Data pulse
Bit “1” Bit “0”
a)
b)
Tp
Tb
T  /2b
Tb
Figure 5.1: a) Conventional OOK signal. b) S-OOK signal.
timing chart of the S-OOK demodulation. In Figure 5.2, the timing relationships
between edges of the signals are presented accurately. ShortPulse and LongPulse are
generated synchronously with the rising edge of BBSIGNAL, in which LongPulse lasts
longer than Tb=2 while ShortPulse lasts shorter than Tb=2. The output data ODATA
can be obtained by latching ShortPulse using the falling edge of LongPulse and the
clock DCLK is simply inverse of LongPulse.
Synchronization pulse Data pulse
ShortPulse
LongPulse
ODATA
DCLK
“1” “0”
BBSIGNAL
Bit “1” Bit “0”
Tb
T  /2b
Tb
Figure 5.2: S-OOK demodulation.
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5.1.3 S-OOK transmission
Figure 5.3 is the block diagram of the S-OOK transmitter, including the S-OOK
modulator and the power amplier. The timing chart in Figure 5.4 describes the
operation of the S-OOK transmission. Synchronization Pulse and Int Data Pulse are
generated based on the rising edge and the falling edge of the Data Clk respectively.
After that the S-OOK modulation signal can be obtained by using an AND gate and
an OR gate. This modulation signal controls the power amplier to transmit the
S-OOK RF signal. In this case, Data Clk must be 50% duty-cycle to make sure the
Synchronization Pulse far from the Data Pulse Tb=2.
Syn. pulse 
generator
Int_Data_pulse 
generator
Start_tx
Data Clk S-OOK 
Modulation 
signal
Carrier PA
Buffer
Bandpass
Filter
Sysclk
S-OOK Modulator
Data
Int Data
Pulse
Syn. Pulse
Data Pulse
Figure 5.3: S-OOK transmitter.
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Data Clk
Data
1 0 1 0
Synchronization 
Pulse
Data Pulse
S-OOK 
Modulation Pulse
S-OOK 
RF Signal
Int Data Pulse
Tp
Tp
Figure 5.4: Timing chart of S-OOK modulation.
5.2 S-OOK Receiver Architecture
5.2.1 Receiver architecture
Figure 5.5 is block diagram of the proposed receiver, consisting of a variable-gain
RF amplier, a comparator and a digital part. The digital part includes a base-
band extractor, a window generator and a demodulator & synchronizer. The receiver
front-end is same with that of the receiver presented in Section 3.2. Therefore, no
IF or baseband amplier is needed. After the multi-stage cascaded RF amplier,
input RF pulses including synchronization pulses and data pulses are clipped by the
comparator to become pulse groups with rail-to-rail level. The baseband extractor
generates baseband signal, which is fed to the window generator and the demodulator
& synchronizer. The window generator uses the baseband signal to create a window
(RFENA) which enables the RF front-end in the period that covers the beginning
part of each input RF pulse and disables it in other time. The demodulator & syn-
chronizer extracts output data and synchronization clock for next processing. In this
architecture, the digital part operates continuously while the RF front-end including
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the RF amplier and the comparator operates only when the RFENA window is high.
Therefore, the power consumption of the circuits is reduced signicantly.
RF amplifier
Baseband
Extractor
Window
Generator
Demodulator & 
Synchronizer
ODATA
DCLKSYSCLK
Bandpass 
filter
Digital part
START
RSTN
RFENA BBSIGNAL
Comparator
Figure 5.5: Block diagram of the proposed receiver.
5.2.2 Operation
Figure 5.7 describes detailed schematic of the digital part, in which the baseband
extractor, the LongPulse generator and the ShortPulse generator have same schematic
as shown in Figure 5.6. NComparator stands for the numerical comparator, used to
dierentiate from the comparator of the RF front-end.
The timing chart in Figure 5.8 describes the operation of the receiver. When
START goes up, RFENA is high, enabling the RF front-end. The receiver is ready
to receive input RF signal from the antenna (Figure 5.8b). The input RF signal is
amplied by the RF amplier, then directly converted to rail-to-rail pulse stream by
the comparator (Figure 5.8c, d).
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NComparator2
D
CLR
Q
CLR
CLK C[n:0]
CLR
ENA
D
Q
CLK0
IN0
OUT0
VDD
VDD
COUNTER1
D Q
X0
I1
FF0
FF1
Q0
Q1
X1
CE
CONST
CLR
RSTN0
CONST
CLK0
IN0
OUT0
RSTN0
a) b)
FF2
Figure 5.6: Schematic (a) and symbol (b) of the baseband extractor, LongPulse
generator and ShortPulse generator.
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Baseband extraction:
After the comparator, the baseband pulse chain is detected by the baseband ex-
tractor. Considering the circuit in Figure 5.6, it is almost same the circuit in Section
3.2.2. The COUNTER1 is triggered by a rising edge at the IN0 input. During the
COUNTER1 counting, the OUT0 output is asserted and other incoming rising edges
at IN0 are ignored. OUT0 is cleared only when the COUNTER1 reaches an upper
limitation value, which is assigned by the CONST input. For the baseband extractor,
CONST is set by A0 in Figure 5.7. At the output of the baseband extractor, we get
baseband signal BBSIGNAL as shown in Figure 5.8e. A0 is chosen so that the falling
edge of BBSIGNAL is later than the last pulse of each input pulse group.
Window generation:
The rst rising edge of BBSIGNAL will start the COUNTER0 in the window
generator, which operates based on SYSCLK (Figure 5.8f). When the COUNTER0
reaches N-1, where N = Tb=(2TSY SCLK), it will be restarted by the rising edge of a
BBSIGNAL pulse, which can be data or synchronization pulse (Figure 5.8g). In the
case of bit "0", there is no data pulse, the COUNTER0 will restart automatically
when reaching N-1. At rst, RFENA raises together with START to listen the input
RF signal (Figure 5.8h). After that, RFENA is cleared if COUNTER0  n and set
again if COUNTER0  (N  m), n and m are chosen so that the window RFENA
has a desired width (Figure 5.8i). By that way, RFENA is generated to enable the RF
front-end every time the input RF pulse is incoming. Since operation of the window
generator is decided by the rising edge of the input RF pulse, the falling edge of
RFENA can be set earlier than end of the input RF pulse to reduce active time of the
RF front-end, resulting in further reduction of power consumption of the receiver.
Demodulation and synchronization:
After getting baseband pulses, data and corresponding clock are generated by the
demodulator & synchorizer as presented in Section 5.1.2. ShortPulse and LongPulse
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(Figure 5.2) are generated by the ShortPulse generator and the LongPulse generator,
respectively (Figure 5.6). Their operation is same as the baseband extractor. The
dierence is only upper limitation values of the COUNTER1 (CONST ). In this case,
CONST is set to N=2 and N+N=4 for ShortPulse and LongPulse respectively so that
ShortPulse is shorter than Tb=2 and LongPulse lasts longer than Tb=2. Depending
on desired data rate, N is assigned to a suitable value based on the equation N =
Tb=(2 TSY SCLK).
The solution that RF front-end is gated by a window pulse was presented in [53] for
IR-UWB receivers. However, the receiver in [53] uses a delay-locked loop (DLL) with
a digital controlled delay line, an SAR (successive approximation register) controller,
a divider and a phase detector. It is very complex and consumes a large amount of
power. They have to transmit many sub-bits for both bit "1" and bit "0" with known
sub-bit period and use a clock signal to track the input pulse chain. Therefore, energy
eciency is limited. Moreover, a preamble transmission is also required to establish
synchronization. In contrast, the solution presented here requires only a counter and
two numerical comparators. Hence, the structure is very simple.
Although we do not use a close loop such as DLL to synchronize RFENA with
the RF input, but RFENA is always generated timely by using S-OOK modulation.
We will calculate the maximum frequency error between transmitter clock source and
receiver clock source with that the window RFENA is still generated correctly.
RFENA is designed to rise at Tearly before the input RF pulse (Figure 5.8h).
Assume that variation of frequency for both receiver clock source and transmitter
clock source is . It means maximum error between the transmitter and receiver
clock sources is 2. Since the COUNTER0 is reset and resynchronized at least once
after every bit duration of Tb by the synchronization pulses, the maximum timing error
is accumulated in only one bit duration. In the case that the incoming bit stream
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contains only bit "0", after each bit duration, Tearly changes a maximum amount:
Tearlymax =
1
DR(1  )  
1
DR(1 + )
=
1
DR
2
1  2 (5.1)
where, DR = 1=Tb is data rate. If the desired Tearly = 2TSY SCLK and it is allowed to
vary from 1TSY SCLK to 3TSY SCLK , following inequality is yielded:
Tearlymax =
1
DR
2
1  2  TSY SCLK (5.2)
For example, if SYSCLK is 25 MHz and data rate is 100 kbps,  can be derived:
  2E   3. In practice, this value is very relaxed. With typical crystals, frequency
variation is around 20 ppm (part per million), i.e. 20E-6, much better than the
allowed value as calculated above.
5.3 Architecture Verication
In this section, we describe the experiment to verify the proposed architecture. The
Analog Device amplier AD8369 and the Texas Instruments comparator LMH7220
are used for the RF front-end and the Altera Stratix IV FPGA is used for implement-
ing the digital circuit. The Maxim switch MAX4636 is used to switch supply for the
RF front-end (Figure 5.9). The digital part of the receiver is implemented to operate
at data rates of 1 kbps, 5 kbps and 10 kbps. A 10 MHz clock is used for the system
clock. The window RFENA has the width of 1.5 s.
A 315 MHz all-digital transmitter is also implemented to communicate with the
receiver. The block diagram of the transmitter is shown in Figure 5.3. The whole
transmitter is implemented completely on an FPGA, similar to the transmitter in
Section 4.3. Figure 5.10 and Figure 5.11 are waveforms and envelope of the output
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DCLK
Bandpass 
filter
LMH7220
RFENA
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4636
Figure 5.9: RX for verication.
spectrum of the transmitter respectively at 10 kbps data rate, each synchronization
and data pulse has the width of 4 s.
Figure 5.10: Output waveform of transmitter ( 1Synchronization pulse, 2Data pulse).
Figure 5.12 shows experiment setup, in which the receiver and the transmitter
communicate at a distance less than 1 meter. Figure 5.13 describes measured real-
time waveforms of the receiver and corresponding transmitted data. It can be seen
that the data is demodulated correctly with a delay smaller than one bit duration.
Figure 5.14 is the measured BER characteristic of the receiver with dierent data
rates. At 1kbps and 5kbps, BER < 1E   3 with Pin  -45 dBm. At 10 kbps,
BER < 1E   3 with Pin  -44 dBm. We can see, when input power is larger than
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Figure 5.11: Output spectrum of transmitter.
Figure 5.12: Experiment setup.
the minimum values, BER performance is almost same with dierent input levels. It
can be explained that once the output of the RF amplier is over the threshold of
the comparator, reliability of the receiver mostly depends on the digital part. The
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column diagram in Figure 5.15 is current consumption breakdown from 3.2 V supply
of the RF amplier and the comparator according to data rates of 1 kbps, 5 kbps and
10 kbps. Currents at normal operation are also shown for comparison.
Figure 5.13: Measured real-time waveform.
It can be seen that, the receiver works properly (BER < 1E   3) with the range
of input power from -44 dBm to more than 5 dBm. The RF circuits dissipate power
much smaller than that of the conventional operation.
5.4 VLSI Design on 65nm SOTB CMOS Process
Schematic of the RF front-end circuit is shown in Figure 5.16. It is same as that of
the receiver described in Section 4.4, except the preamplier of the comparator, which
is also added a switch below the current source tail. The RF gain can be tuned from
15.8 dB to 59.7 dB at 315 MHz with noise gure of 28.6 dB as shown in Figure 4.18
and Figure 4.22. The comparator includes a dierential-to-single-ended converter and
a variable threshold inverter. When enabled, the RF amplier and the comparator
consume a total current of 103 A from the 1 V supply.
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Figure 5.14: Measured BER performance.
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Figure 5.15: Current consumption of the RF front-end.
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The digital circuit as described in Figure 5.7 is designed using standard-cell li-
braries. SYSCLK is 25 MHz; the RFENA window has the width of 360 ns. The data
rate can be set to 100 kbps, 50 kbps or 10 kbps. The digital circuit of the receiver is
supplied a voltage of 0.6 V, smaller than the supply voltage of the RF front-end to
save power. It consumes a current of 0.98 A. Figure 5.17 is the layout picture of the
receiver. The active core occupies an area of 385 x 188 m2. The transient analysis
result at 100 kbps data rate with input power of -70 dBm is shown in Figure 5.18. It
can be seen that RFENA, ODATA and DCLK are generated properly, agreeing with
the timing charts in Figure 5.8 and Figure 5.2. The graph in Figure 5.19 lists up the
power consumption of the receiver at dierent data rates based on physical layout
simulation. At the data rate of 10 kbps, the power consumption of the RF front-end
is reduced to be comparable with that of the digital circuit, resulting in total 1.36 W
power consumption of the receiver. Similar to Chapter 4, we can compare the power
consumption of the proposed S-OOK receiver with the conventional OOK receiver as
shown in Figure 5.20. At the data rate of 10 kbps, the proposed architecture provides
98.6% power reduction in comparison with the conventional receiver.
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Figure 5.17: Layout picture of the receiver.
Figure 5.18: Transient analysis with -70 dBm input power, data rate 100 kbps.
Table 5.1 shows performance comparison between the proposed S-OOK receiver
together with the OOK receiver presented in Chapter 4 and state-of-art receivers for
the short-range applications. It should be noticed that the S-OOK receiver and the
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Figure 5.19: Simulated power consumption of the receiver.
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Figure 5.20: Power consumption of the S-OOK receiver and conventional OOK re-
ceiver.
OOK receiver with the proposed architectures consume much smaller power than that
of others in the table. Especially, the power consumption of the S-OOK receiver is
less than 10 W with the data rate up to 100 kbps. Moreover, it does not require an
additional circuit for clock and data recovery.
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Table 5.1: Performance comparison
Parameter Ref[54] Ref[55] Ref[56] Ref[57]
This work*
Chapter 4 Chapter 5
CMOS Technology 65 nm 90 nm 130 nm 90 nm 65 nm SOTB
Supply (V) 0.3 0.5 1 0.8 1
Frequency (MHz) 2460 2000 402 402-405 315
Modulation BFSK OOK FSK OOK OOK S-OOK
With CDR No No No No No Yes
Data rate (kbps) 200 100 200 500 200 100=50=10
Sensitivity (dBm) -91.5 -72 -70 -80 -76.4 -76.4
Power (W) 1600 52 120 180 27.6 8.39=4.49=1.36
Energy=bit (nJ=bit) 8 0.52 0.6 0.36 0.138 0.083=0.089=0.136
*Simulation results
5.5 Conclusion
In this chapter, the S-OOK receiver operating the 315 MHz frequency band was pre-
sented. This is the rst time S-OOK modulation scheme for narrow band applications
was proposed. It allows to eliminate a complicated clock and data recovery circuit in
the receiver. Furthermore, the RF circuits in the receiver can be heavily duty-cycled
using a narrow window, which is generated in the digital part without a close loop
and calibration thank to the presence of the synchronization pulse in every data bit.
The proposed receiver has some disadvantages, such as data rates can be set to
only some predetermined values. With the S-OOK modulation, the data rate is also
limited since one data bit needs two RF pulses. However, the proposed receiver can
solve the trade-o between sensitivity and power consumption. High sensitivity can
be achieved by using a high gain RF amplier, but the power consumption of the RF
amplier and other analog circuits is minimized because of low duty-cycled operation.
In this case, the power consumption of the digital part contributes a signicant portion
in total power dissipation of the receiver. It suggests that the power consumption
of the receiver can be optimized by reducing supply voltage of the digital circuits.
Because, in general, digital circuits can work reliably at supply voltage lower than
that of analog circuits.
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The proposed architecture was veried using some discrete components. The
prototype was tested at data rates of 1 kbps, 5 kbps and 10 kbps. The experiment
shows that the prototype operates reliably with the range of input power from -
44 dBm to more than +5 dBm. Finally, VLSI design was carried out on 65 nm
SOTB CMOS technology. By simulation, the proposed receiver achieves -76.4 dBm
sensitivity, the data rate can be set to 100 kbps, 50 kbps and 10 kbps, consuming
power 8.39 W, 4.49 W and 1.36 W, respectively. It can be use with energy sources
harvested from human temperature, human vibration or in-door light.
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Chapter 6
Conclusion
6.1 Estimation of Communication Distance and
Lifetime
In this section, we will estimate the communication distance for the proposed OOK
receivers and S-OOK receiver. Following the Friis formula [58], the link budget equa-
tion can be written:
PR = PT +GT +GR   (LP + LT + LR + LM) (6.1)
where:
 PR = received power (dBm)
 PT = transmitter output power (dBm)
 GT = transmit-antenna gain (dBi)
 LT = transmit-chain losses (coax, connectors, matching...) (dB)
 LP = path loss (dB)
 LM = misc losses (fading margin, body loss, polarization mis-match...) (dB)
 GR = receiver antenna gain (dBi)
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 LR = receive-chain losses (coax, connectors, matching...) (dB)
In order to estimate possible communication distance, we assume that antennas of
the transmitter and receiver have the gain of 0dBi, receive-chain loss, and transmit-
chain loss are 3dB, fading margins are 15 dB and 20 dB for 315 MHz signal and 920
MHz signal, respectively. In free space, the path loss is calculated:
LP = 20 log
4d

(6.2)
where d is the communication distance. In the 920 MHz band, the maximum trans-
mission power is 24 dBm, with PR = -82 dBm sensitivity, based on Equation (6.1)
we have:
 82 = 24  (20 log 4d

+ 26)
or
log
4d

= 4;
Yielding d = 259 meters. In the 315 MHz band, the maximum transmission power is
-6 dBm (Figure 4.1), with sensitivity = -76.4 dBm, similarly, we have d = 19 meters.
Those distances meet the targets of this study.
The lifetimes of the receivers with corresponding batteries are shown in Table 6.1.
It shows that the 920 MHz OOK receiver and the 315 MHz OOK receiver can last
1.45 years and 2.8 years respectively with the coin battery CR2032. Whereas, the 315
MHz S-OOK receiver with the minimum power consumption of 1.36 W is suitable
for batteryless systems.
Table 6.1: Lifetime of the proposed receivers
Receiver Power (W) Battery Lifetime (year)
920 MHz OOK Receiver 53 CR2032 1.45
315 MHz OOK Receiver 27.6 CR2032 2.8
315 MHz S-OOK Receiver 1.36 Batteryless
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6.2 Conclusion
With the objective is to look for solutions to minimize power consumption of receivers
for extending the lifetime of sensor nodes while guaranteeing high sensitivity, this
study proposed the novel receiver architectures, which help reduce power consumption
signicantly. In general, RF circuits are recognized as the parts that consume vast
majority of the power of the receivers. Therefore, the proposed solutions focus on
reducing power consumption of the RF circuits.
Taking advantages of low data rate of the WSN applications, the RF front-ends of
the receivers are switched to operate intermittently, resulting in considerable power
reduction. According to applications, a 920 MHz receiver and 315 MHz receivers
were designed for long-range and short-range WSNs, respectively. Figure 6.1 and
Figure 6.2 show the views of the performance of the proposed receivers with some
state-of-art works in the same application areas.
In the 920 MHz OOK receiver, the RF ampliers are applied a switched bias
for intermittent operation. The baseband signal is recovered by the sample & hold
circuit. In the 315 MHz OOK receiver, the RF front-end also operates intermittently
for power reduction. In addition, the comparator and a simple digital circuit is
used for demodulation without the envelope detector and baseband amplier. The
intermittent speed in those receivers must be higher than data rate several times
because of asynchronization between transmission and reception. Furthermore, duty-
cycle of the clocks that control the intermittent operation of the RF front-ends is
limited by the time constant of the RF circuits. Therefore, power consumption cannot
be reduced further at the same data rate.
Chapter 5 of this study proposed the receiver with S-OOK modulation, which
allows to reduce intermittent speed to double data rate, minimizing active time of
the RF front-end and eliminating the need of a clock and data recovery circuit. At 10
kbps data rate, the S-OOK receiver consumes 1.36 W, which is the smallest power
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Figure 6.1: Power consumption vs. Sensitivity of Receivers for Long-Range WSNs.
consumption of receivers ever reported at the same data rate and sensitivity, suit-
able for batteryless sensor nodes. The sensitivity analysis indicates that the receiver
can achieve -76 dBm sensitivity, which guarantees about 19 meters communication
distance at the 315 MHz frequency band.
6.3 Future Work
Although the trade-o between power consumption and sensitivity is circumvented,
however, the proposed receivers have some issues need to be improved in future.
For the 920 MHz OOK receiver, some o-chip high-Q inductors were used for the
LC loads and the matching circuit. For high integration, they should be implemented
on-chip. But the Q factor of the on-chip inductor is limited. In that case, the redun-
dant low frequency signal caused by the bias clock may degrade the noise performance
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Figure 6.2: Power consumption vs. Sensitivity of Receivers for Short-Range WSNs.
of the receiver. In order to cancel that signal, the dierential RF amplier should be
used instead of the current topology.
With the 315 MHz OOK receiver and the 315 MHz S-OOK receiver, the sensitivity
is not so high. The high noise gure of the RF amplier is a result of the shunt-resistor
matching method. For the better sensitivity, other matching techniques should be
employed to improve noise gure of the RF amplier.
The RF ampliers of the receivers have variable gains, which are adjusted when
calibrating. In future, an Automatic Gain Control (AGC) circuits should be added
to adjust gains automatically. Also, the power consumption of the receivers can be
scalable with sensitivity for further power reduction.
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In addition, the S-OOK modulation provides the great advantage in power reduc-
tion. Especially, the S-OOK receivers do not need a separate clock and data recovery
circuit, which may consume the signicant power. Therefore, using this kind of mod-
ulation scheme for other receiver architectures at dierent frequency bands should be
considered in the future.
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Appendix A
Characteristics of SOTB CMOS
This section is devoted to present some characteristics of the SOTB CMOS device.
They are derived according to NMOS with L = 60 nm, W = 1 m.
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Figure A.1: Id vs. Vds Characteristic
It can be seen that, Id and gm of SOTB CMOS transistors can be changed by
adjusting the body bias Vb, allowing to optimize performance of the circuits after
fabrication.
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1. Minh-Thien Hoang, Nobuyuki Sugii and Koichiro Ishibashi, "A 27.6 W 315
MHz Low-Complexity OOK Receiver with On-O RF Front-End," IEICE Electronics
Express, Vol. 12, No. 7, April 2015 (Published).
B.2 International Conference Presentations
1. Minh-Thien Hoang, Nobuyuki Sugii and Koichiro Ishibashi, "Ultra-Low Power
LNA Design Using SOTB CMOS Devices," Thailand Japan Micro Wave (TJMW),
Bangkok, Thailand, Dec. 2013.
2. Minh-Thien Hoang, Nobuyuki Sugii and Koichiro Ishibashi, "A 53 W -82 dBm
sensitivity 920 MHz OOK Receiver Design Using Bias Switch Technique on 65 nm
SOTB CMOS Technology," IEEE SOI-3D-Subthreshold Microelectronics Technology
Unied Conference, San Francisco, USA, Oct. 2014.
3. Minh-Thien Hoang, Nobuyuki Sugii and Koichiro Ishibashi, "A 0.75 V 0.574
mW 2.16 GHz - 3.2 GHz Dierential Multi-pass Ring Oscillator on 65 nm SOTB
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4. Minh-Thien Hoang and Koichiro Ishibashi, "A 303 W, 315 MHz OOK Re-
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